We would like to design a synchronous sequential circuit with two inputs A1 and A0, and one output Z. The two inputs are interpreted as a two-bit unsigned integer A1A0. Assume the input combination A1A0 = 11 will never happen. In other words, the inputs represent an integer from 0 to 2. The circuit will produce an output of 1 if the sum of the last two inputs in the input sequence is 2. Draw the state diagram of a Moore-type FSM for the circuit. Draw your diagram as clearly as possible.
Dear DJKovesh, your question requires a lot of work, which neither of our experts is ready to perform for free. We advise you to convert it to a fully qualified order and we will try to help you. Please click the link below to proceed: Submit order