Answer to Question #22880 in Other Engineering for Sujata Roy
30% data are fetched, but miss rate is 10% and CPU gives miss penalty of 10 clock cycles for this.
What will be the gain if all instructions fetched are available in the cache memory?
(d) None of these
Need a fast expert's response?Submit order
and get a quick answer at the best price
for any assignment or question with DETAILED EXPLANATIONS!