A computer is taking 5 clock cycles if data is present in the cache memory. In all instructions only
30% data are fetched, but miss rate is 10% and CPU gives miss penalty of 10 clock cycles for this.
What will be the gain if all instructions fetched are available in the cache memory?
(d) None of these