Consider the following register transfer statements for two 4-bit registers R1 and R2.
xT: R1← R1+ R2
x' T: R1 ← R2
Every time that variable T = 1, either the content of R2 is added to the content of Rl if
x = 1, or the content of R2 is transferred to R1 if x = 0. Draw a diagram showing the
hardware implementation of the two statements. Use block diagrams for the two 4-bit
registers, a 4-bit adder, and a quadruple 2-to-1-llne multiplexer that selects the inputs
to R l . In the diagram, show how the control variables x and T select the inputs of the
multiplexer and the load input of register R1.
The answer to your question is provided in the image: